Register with US
Physical Design Services:

Allics provides layout, RTL-to-GDSII, RTL-to-Chip with silicon-proven place & route tools (ICC and Encounter):

layout: common centroid and Inter-digitization techniques for analog circuits at smallest size without compromising performance. Place & Route: at 65/40/32/28/20/16/14nm, Library Preparation, UPF, MV, MVt, MCMM, AOCV. Allics provides a production-proven methodology for advanced process tape-out with in-design signoff extraction(3D), timing(PT-SI), power(PNA), thermal analyses, signal Integrity(SI), Litho, CMP, IRdrop, MVsim, MVRC, DFM, Antenna diode, DRC, and LVS across entire chip.

© 2005-2017 Copyright Allics Technology, LLC. All Rights Reserved